\relax 
\citation{ASE}
\citation{CUL}
\citation{PAT}
\citation{ASE}
\citation{CUL}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Shared Memory Architectures}{9}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\newlabel{shared}{{2}{9}}
\citation{ASE}
\citation{ASE}
\citation{ASE}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces Simplified view of Shared Memory Architecture\relax }}{11}}
\newlabel{mimd}{{2.1}{11}}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Processing Nodes}{11}}
\newlabel{pn}{{2.1}{11}}
\citation{CUL}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces Processing Node in a Shared Memory Architecture\relax }}{14}}
\newlabel{node}{{2.2}{14}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Interconnection Structures}{14}}
\newlabel{networks}{{2.2}{14}}
\citation{ASE}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}Base Latency in Networks with Wormhole Flow Control}{16}}
\newlabel{base}{{2.2.1}{16}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces Base Latency in pipeline behaviour with level transaction firmware interfaces ($d=4$ units and message length of $m=5$ words)\relax }}{17}}
\newlabel{lat}{{2.3}{17}}
\newlabel{latency-standard}{{2.1}{17}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}Base Latency in Time-Slot Networks on chip}{17}}
\newlabel{latency-timeslot}{{2.2}{17}}
\citation{ASE}
\citation{CUL}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces Base Latency in pipeline behaviour on chip ($T_{tr} = 0$) and time slot based communication firmware protocols ($d=4$ units and message length of $m=5$ words)\relax }}{18}}
\newlabel{latchip}{{2.4}{18}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}Direct and Indirect Interconnection Structures}{18}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces Most important Direct Networks with Limited Degree\relax }}{19}}
\newlabel{direct}{{2.5}{19}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Shared Memory}{20}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces Tilera Tile64\relax }}{21}}
\newlabel{tilera}{{2.6}{21}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}UMA and NUMA Architectures}{22}}
\newlabel{umanuma}{{2.3.1}{22}}
\citation{FABIO}
\citation{ASE}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Base and Under-Load Memory Access Latency}{24}}
\newlabel{latencies}{{2.3.2}{24}}
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Synchronization and Cache Coherence}{24}}
\citation{ASE}
\citation{CUL}
\citation{SILV}
\@writefile{toc}{\contentsline {section}{\numberline {2.5}Cost Model and Abstract Architecture}{27}}
\citation{ASE}
\citation{ASE}
\@setckpt{sharedmemory}{
\setcounter{page}{30}
\setcounter{equation}{2}
\setcounter{enumi}{2}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{chapter}{2}
\setcounter{section}{5}
\setcounter{subsection}{0}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{0}
\setcounter{subparagraph}{0}
\setcounter{figure}{6}
\setcounter{table}{0}
\setcounter{lstnumber}{1}
\setcounter{parentequation}{0}
\setcounter{AM@survey}{0}
\setcounter{ContinuedFloat}{0}
\setcounter{KVtest}{0}
\setcounter{subfigure}{0}
\setcounter{subfigure@save}{0}
\setcounter{lofdepth}{1}
\setcounter{subtable}{0}
\setcounter{subtable@save}{0}
\setcounter{lotdepth}{1}
\setcounter{thm}{0}
\setcounter{thm2}{0}
\setcounter{lstlisting}{0}
}
